

10089650 001402

JC02 Rec'd PCT/PTO 01 APR 2002

SUBSTITUTE FORM PTO-1390

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371

ATTORNEY'S DOCKET NUMBER
12816-046US1

U.S. APPLICATION NO. (If Known, see 37 CFR 1.5)

10/089650

INTERNATIONAL APPLICATION NO.
PCT/EP00/09412INTERNATIONAL FILING DATE
26 September 2000PRIORITY DATE CLAIMED
30 September 1999

TITLE OF INVENTION

PROTECTION CIRCUIT FOR AN ACCESS-ARBITRATED BUS SYSTEM NETWORK

APPLICANT(S) FOR DO/EO/US

Jens Barrenscheen, Mario Keil, Hermann Kern and Andreas Pechlaner

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☐ This is an express request to promptly begin national examination procedures (35 U.S.C. 371(f)).
4. ☐ The US has been elected by the expiration of 19 months from the priority date (PCT Article 31).
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☒ is attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ has been communicated by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☐ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
 - a. ☐ are attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ have been communicated by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
8. ☐ An English language translation of amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☒ An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11 to 16 below concern other documents or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A **FIRST** preliminary amendment.
☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☒ Other items or information:

☒ International Search Report
☐
☐
☐
☐

CERTIFICATE OF MAILING BY EXPRESS MAIL


Express Mail Label No. 92-48378175105

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, DC 20231.

4-1-02
 Date of Deposit

Signature

 Typed Name of
 Person Signing



JC10 Rec'd PCT/PTO 01 APR 2002

APPLICATION NO. (IF KNOWN) 10,089,650		INTERNATIONAL APPLICATION NO. PCT/EP00/09412	ATTORNEY'S DOCKET NUMBER 12816-046US1																
7. <input checked="" type="checkbox"/> The following fees are submitted:			CALCULATIONS PTO USE ONLY																
Basic National Fee (37 CFR 1.492(a)(1)-(5)): either international preliminary examination fee (37 CFR 1.482) or international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO..... \$1040 international preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO \$890 international preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO..... \$740 international preliminary examination fee paid to USPTO (37 CFR 1.482) but all claims did not satisfy provisions of PCT Article 33(1)-(4)..... \$710 international preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(1)-(4) \$100 ENTER APPROPRIATE BASIC FEE AMOUNT =																			
surcharge of \$130 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).			\$890.00																
<table border="1"> <thead> <tr> <th>Claims</th> <th>Number Filed</th> <th>Number Extra</th> <th>Rate</th> </tr> </thead> <tbody> <tr> <td>Total Claims</td> <td>14 - 20 =</td> <td></td> <td>x \$18</td> </tr> <tr> <td>dependent Claims</td> <td>2 - 3 =</td> <td></td> <td>x \$84</td> </tr> <tr> <td colspan="3">MULTIPLE DEPENDENT CLAIMS(S) (if applicable)</td> <td>+ \$280</td> </tr> </tbody> </table>			Claims	Number Filed	Number Extra	Rate	Total Claims	14 - 20 =		x \$18	dependent Claims	2 - 3 =		x \$84	MULTIPLE DEPENDENT CLAIMS(S) (if applicable)			+ \$280	\$0.00
Claims	Number Filed	Number Extra	Rate																
Total Claims	14 - 20 =		x \$18																
dependent Claims	2 - 3 =		x \$84																
MULTIPLE DEPENDENT CLAIMS(S) (if applicable)			+ \$280																
TOTAL OF ABOVE CALCULATIONS =			\$0.00																
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.			\$0.00																
SUBTOTAL =			\$890.00																
processing fee of \$130 for furnishing the English Translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f))			\$0.00																
TOTAL NATIONAL FEE =			\$890.00																
fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +			\$0.00																
TOTAL FEES ENCLOSED =			\$890.00																
			Amount to be refunded: \$																
			Charged: \$																
<input checked="" type="checkbox"/> A check in the amount of \$890.00 to cover the above fees is enclosed. <input type="checkbox"/> Please charge my Deposit Account No. 06-1050 in the amount of \$0.00 to cover the above fees. A duplicate copy of this sheet is enclosed. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 06-1050. A duplicate copy of this sheet is enclosed.																			
NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b) must be filed and granted to restore the application to pending status.																			
RE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b) must be filed and granted to restore the application to pending status.																			
ID ALL CORRESPONDENCE TO:																			
Ellen Sein Aye H & RICHARDSON P.C. Franklin Street Boston, Massachusetts 02110-2804 (7) 542-5070 phone (7) 542-8906 facsimile		SIGNATURE: <i>Ellen Sein Aye</i> NAME: Ellen Sein Aye REGISTRATION NUMBER: 42,729																	

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Jens Barrenschenn et al. Art Unit : Unknown
 Serial No. : N/A Examiner : Unknown
 Filed : Herewith
 Title : PROTECTION CIRCUIT FOR AN ACCESS-ARBITRATED BUS SYSTEM
 NETWORK

Commissioner for Patents
 Washington, D.C. 20231

PRELIMINARY AMENDMENT

Prior to examination, please amend the application as follows:

In the claims:

Cancel claims 1-11.

Add claims 12-25.

-- 12. A protective circuit comprising:
 a logic isolation circuit to isolate a network section from a bus system network using logic when a fault state is recognized in the network section;
 a first transceiver to connect to a first network section;
 a second transceiver to connect to a second network section; and
 wherein a first transceiver receiver in the first transceiver recognizes a fault state in the first network section, and a second transceiver receiver in the second transceiver recognizes a fault state in the second network section, and the logic isolation circuit includes logic signal inputs to connect to both receivers and logic signal outputs to connect to transceiver transmitters.

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL 485781751 US

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit April 1, 2002
 Signature [Handwritten Signature]
 Typed or Printed Name of Person Signing Certificate Leroy Jenkins

Applicant :
Serial No. :
Filed :
Page : 2

Attorney's Docket No.: 12816-046US1 / S1699 GC/sta

13. The protective circuit of claim 12 wherein the logic isolation circuit comprises:
reception multiplexers having a first signal input connected to the first transceiver receiver and a second signal input receive a logically recessive transmission signal; and
transmission multiplexers having a signal output connected to one of the transceiver transmitters and a first signal input connected to a signal output of the reception multiplexers for the transceiver receiver, wherein a logically recessive transmission signal is applied to the second signal input of the transmission multiplexers.

14. The protective circuit of claim 12 wherein the logic isolation circuit blocks a dominant transmission signal from the network section.

15. The protective circuit of claim 12 wherein the logic isolation circuit blocks a dominant transmission signal to the network section.

16. The protective circuit of claim 12 further comprising a fault bus to connect the logic isolation circuit to control nodes in the bus system network, wherein the fault bus provides information data to the control nodes indicating that the network section recognized as faulty has been isolated from the bus system network.

17. The protective circuit of claim 13 wherein the first signal inputs of the transmission multiplexers is connected to the signal outputs of the reception multiplexers with DC decoupling.

18. A protective circuit for an access arbitrated bus system network, the protective circuit comprising:
a fault recognition device to recognize a fault state in a network section in the bus system network by monitoring voltage levels on bus lines in the bus system network; and
a switching device to isolate the network section from the bus system network by switching bus lines when a fault state has been recognized in the network section.

Applicant :
Serial No. :
Filed :
Page : 3

Attorney's Docket No.: 12816-046US1 / S1699 GC/sta

19. The protective circuit of claim 18 wherein the fault recognition device comprises:
a first fault state detection circuit to detect a fault state in a first network section;
a second fault state detection circuit to detect a fault state in a second network section;
and

a fault recognition logic circuit connected to the first and the second fault state detection circuits which outputs a control signal to the switching device to isolate the first and the second network sections when the first or the second fault state detection circuits detect a fault state.

20. The protective circuit of claim 19 further comprising a fault bus to connect the logic isolation circuit to control nodes in the bus system network wherein the fault bus provides information data to the control nodes indicating that the network section recognized as faulty has been isolated from the bus system network.

21. The protective circuit of claim 18 wherein the access arbitrated bus system is a Controller Area Network (CAN) bus system.

22. The protective circuit of claim 18 wherein the access arbitrated bus system is a J1850 bus system.

23. The protective circuit of claim 18 wherein the access arbitrated bus system is a Carrier Sense Multiple Access (CSMA) bus system.

24. The protective circuit of claim 18 wherein the fault recognition device recognizes as fault states, short circuits between the bus lines in a network section, short circuits between the bus lines in the network section and ground, and short circuits between the bus lines in the network section and supply voltage.

25. The protective circuit of claim 18 wherein the fault recognition device recognizes the termination of a fault state in a network section and actuates the isolation device to remove the isolation between the network sections and the overall bus system. --

Applicant :
Serial No. :
Filed :
Page : 4

Attorney's Docket No.: 12816-046US1 / S1699 GC/sta

REMARKS

Applicant has cancelled claims 1-11 and added claims 12-25 to correct typographical errors and multiple dependencies.

Attached is a marked-up version of the changes being made by the current amendment.

Applicant asks that all claims be examined. Please apply any other charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

Date: 4-1-02

Ellen Sein Aye
Ellen Sein Aye
Reg. No. 42,729

Fish & Richardson P.C.
225 Franklin Street
Boston, Massachusetts 02110-2804
Telephone: (617) 542-5070
Facsimile: (617) 542-8906

Applicant :
Serial No. :
Filed :
Page : 5

Attorney's Docket No.: 12816-046US1 / S1699 GC/sta

Version with markings to show changes made

In the claims:

Claims 1-11 have been cancelled.

Claims 12-25 have been added as follows:

-- 12. A protective circuit comprising:

a logic isolation circuit to isolate a network section from a bus system network using logic when a fault state is recognized in the network section;
a first transceiver to connect to a first network section;
a second transceiver to connect to a second network section; and
wherein a first transceiver receiver in the first transceiver recognizes a fault state in the first network section, and a second transceiver receiver in the second transceiver recognizes a fault state in the second network section, and the logic isolation circuit includes logic signal inputs to connect to both receivers and logic signal outputs to connect to transceiver transmitters.

13. The protective circuit of claim 12 wherein the logic isolation circuit comprises:
reception multiplexers having a first signal input connected to the first transceiver receiver and a second signal input receive a logically recessive transmission signal; and
transmission multiplexers having a signal output connected to one of the transceiver transmitters and a first signal input connected to a signal output of the reception multiplexers for the transceiver receiver, wherein a logically recessive transmission signal is applied to the second signal input of the transmission multiplexers.

14. The protective circuit of claim 12 wherein the logic isolation circuit blocks a dominant transmission signal from the network section.

15. The protective circuit of claim 12 wherein the logic isolation circuit blocks a dominant transmission signal to the network section.

Applicant :
Serial No. :
Filed :
Page : 6

Attorney's Docket No.: 12816-046US1 / S1699 GC/sta

16. The protective circuit of claim 12 further comprising a fault bus to connect the logic isolation circuit to control nodes in the bus system network, wherein the fault bus provides information data to the control nodes indicating that the network section recognized as faulty has been isolated from the bus system network.

17. The protective circuit of claim 13 wherein the first signal inputs of the transmission multiplexers is connected to the signal outputs of the reception multiplexers with DC decoupling.

18. A protective circuit for an access arbitrated bus system network, the protective circuit comprising:
a fault recognition device to recognize a fault state in a network section in the bus system network by monitoring voltage levels on bus lines in the bus system network; and
a switching device to isolate the network section from the bus system network by switching bus lines when a fault state has been recognized in the network section.

19. The protective circuit of claim 18 wherein the fault recognition device comprises:
a first fault state detection circuit to detect a fault state in a first network section;
a second fault state detection circuit to detect a fault state in a second network section;
and
a fault recognition logic circuit connected to the first and the second fault state detection circuits which outputs a control signal to the switching device to isolate the first and the second network sections when the first or the second fault state detection circuits detect a fault state.

20. The protective circuit of claim 19 further comprising a fault bus to connect the logic isolation circuit to control nodes in the bus system network wherein the fault bus provides information data to the control nodes indicating that the network section recognized as faulty has been isolated from the bus system network.

Applicant :
Serial No. :
Filed :
Page : 7

Attorney's Docket No.: 12816-046US1 / S1699 GC/sta

21. The protective circuit of claim 18 wherein the access arbitrated bus system is a Controller Area Network (CAN) bus system.

22. The protective circuit of claim 18 wherein the access arbitrated bus system is a J 1850 bus system.

23. The protective circuit of claim 18 wherein the access arbitrated bus system is a Carrier Sense Multiple Access (CSMA) bus system.

24. The protective circuit of claim 18 wherein the fault recognition device recognizes as fault states, short circuits between the bus lines in a network section, short circuits between the bus lines in the network section and ground, and short circuits between the bus lines in the network section and supply voltage.

25. The protective circuit of claim 18 wherein the fault recognition device recognizes the termination of a fault state in a network section and actuates the isolation device to remove the isolation between the network sections and the overall bus system. --

10/089650

IC10 Rec'd PCT/PTO 01 APR 2002

S0321

4/ppts

Description

Protective circuit for an access arbitrated bus system network

5

The invention relates to a protective circuit for an access arbitrated bus system network for isolating a faulty network section from the overall network.

- 10 A bus comprises a plurality of parallel lines for data transmission which connect various functional units in a multiplex mode. On a bus, a plurality of functional units can receive data simultaneously, but only one functional unit can serve as a sender of information
- 15 data at any particular time. An access arbitrated bus system is a bus system in which a plurality of users have transmission authority for transmission to the bus, the current transmission authorization being defined by the bus access. Examples of access
- 20 arbitrated bus systems are CAN bus systems (CAN: Controller Area Network), J 1850 bus systems or bus systems operating on the basis of the CSMA method. The CSMA method (CSMA: Carrier Sense Multiple Access) is an access method for access with equal authorization to a
- 25 plurality of stations or control nodes connected to the bus.

The CAN bus system is a bus system network, covering an area, for connecting locally disposed control nodes

30 which is increasingly being used in vehicles, in particular. The individual control nodes are connected to one another via the CAN bus system and can interchange data frames via the bus lines. In this context, the data frames have a functional

35 identification which identifies the vehicle function addressed, such as oil, brake, light or the like. One option for fault monitoring is to ascertain a particular CAN control node which is provided for

S0321

- 2 -

controlling a particular vehicle control function and monitors the bus lines to determine whether an associated data frame is available for this function. If the CAN control node does not receive the required
5 information within a particular time period, an emergency mode is activated.

Figure 1 shows a CAN bus system based on the prior art. As per the example shown in figure 1, the CAN bus
10 system comprises three CAN control nodes CAN1, CAN2, CAN3 which are connected by means of connecting lines a1, b1, a2, b2, a3, b3 to a first CAN bus line having a low level CANL and to a second CAN bus line having a high level CANH. The voltage level difference between
15 the high level bus line CANH and the low level bus line CANL reproduces the transmitted information. As soon as the level difference exceeds a particular voltage threshold value, this is interpreted as a logic high bit, and as soon as the voltage level difference falls
20 below a threshold value, this is interpreted as a logic low bit.

Various fault states can arise in the CAN bus system, namely a short circuit between the two CAN bus lines, a
25 short circuit between one of the two bus lines CANL or CANH and ground, and a short circuit between one of the two bus lines CANL, CANH and a supply voltage V_{BB} . If the CAN bus system based on the prior art, as shown in figure 1, is installed in a motor vehicle, the various
30 fault states can be caused by an accident. If, by way of example, the control node CAN1 is a control node for a distance radar situated in the vehicle's bumper, an accident involving a collision may result in a short circuit between the two connecting lines a1, b1. This
35 fault state is recognized by all the control nodes in the bus system, which prevents further data interchange via the bus.

S0321

- 3 -

It is therefore the object of the present invention to provide a protective circuit for an access arbitrated bus system network which prevents failure of the overall bus system network in the event of a short
5 circuit occurring on a bus line.

The invention achieves this object by means of a protective circuit having the features specified in patent claim 1.
10

The invention provides a protective circuit for an access arbitrated bus system network having:
a fault recognition device for recognizing a fault state in a network section in the overall bus system
15 network and having
an isolation device for isolating the network section from the overall bus system network when a fault state is recognized in the network section.

20 Preferred developments of the inventive protective circuit are specified in the subordinate subclaims.

In one preferred development of the inventive protective circuit, the fault recognition device
25 monitors voltage levels on the bus lines in the bus system network in order to recognize a fault state.

This affords the particular advantage that the network section recognized as being faulty is isolated with a
30 very short reaction time, since physical voltage levels are monitored directly and no long-lasting transmission protocol queries are made.

The isolation device is preferably a logic isolation
35 circuit which uses logic to isolate the network section recognized as being faulty from the rest of the bus system network.

S0321

- 4 -

The logic isolation circuit isolates the network section recognized as being faulty from the bus system preferably by blocking the dominant transmission signal from or to the network section.

5

In one preferred development of the inventive protective circuit, the logic isolation circuit is connected to the rest of the control nodes in the bus system network via a fault bus, the fault bus providing the control nodes with information data indicating that the network section recognized as being faulty is isolated from the overall bus system network.

In another preferred development of the inventive protective circuit, the fault recognition device has a first fault state detection circuit for detecting a fault state in a first network section, a second fault state detection circuit for detecting a physical fault state in a second network section and a fault recognition logic circuit which is connected to the two fault state detection circuits and outputs a control signal to the isolation device for the purposes of isolating the two network sections when a fault state is detected by one of the two fault state detection circuits.

The isolation device is preferably a switching device for switching the bus lines in the bus system network.

In another preferred development of the inventive protective circuit, the fault recognition logic circuit is connected to control nodes in the bus system network via a fault bus, the fault bus providing the control nodes with information data indicating that the network section recognized as being faulty is isolated from the overall bus system network.

S0321

- 5 -

In another preferred development of the inventive protective circuit, the protective circuit has a first transceiver for connection to a first network section, a second transceiver for second connection to a second network section, and a logic isolation circuit, where the transceiver receiver in the first transceiver is provided for recognizing a fault state in the first network section, and the transceiver receiver in the second transceiver is provided for recognizing a fault state in the second network section, and where the logic isolation circuit has logic inputs connected to the transceiver receivers and logic outputs connected to the transceiver transmitters.

15 In one preferred embodiment of the inventive protective circuit, the logic isolation circuit has two reception multiplexers, whose first input is respectively connected to a transceiver receiver and whose second input respectively has a logically recessive transmission signal applied to it, and two transmission multiplexers, whose output is respectively connected to a transceiver transmitter, whose first input is respectively connected to the output of the reception multiplexer in the transceiver receiver in the other
20 transceiver and whose second input respectively has a logically recessive transmission signal applied to it.

Preferably, the first input of a transmission multiplexer is connected to the output of a reception multiplexer with DC decoupling.

In one preferred embodiment, the first input of the transmission multiplexer and the output of the reception multiplexer are respectively DC-decoupled by an interposed optocoupler.

5 In one preferred development of the inventive protective circuit, the fault recognition device recognizes as fault states short circuits between the lines in a network section, short circuits between the lines in the network section and ground, and short
10 circuits between the lines in a network section and a supply voltage.

In one preferred development of the inventive protective circuit, the fault recognition device 15 recognizes the termination of a fault state in a network section and actuates the isolation device to remove the isolation between the network sections and the overall bus system.

20 Preferred embodiments of the inventive protective circuit are described below with reference to the appended drawings in order to explain features which are fundamental to the invention.

25 In the drawings:

figure 1 shows a CAN network based on the prior art;

figure 2 shows a CAN bus system network with a first
30 embodiment of the inventive protective
circuit;

figure 3 shows a CAN bus system network with a second embodiment of the inventive protective circuit;

- 7 -

ART 34 AMDT

5

A large square is shown, oriented horizontally. A single diagonal line is drawn from the bottom-left corner to the top-right corner, bisecting the square into two right-angled triangles. The line is solid black and the background is white.

11. The CAN bus lines 1b, 2b are connected to CAN bus line connections 13b, 14b for the inventive protective circuit 12.

5 In the inventive protective circuit 12 based on the first embodiment, the fault recognition device has a first fault state detection circuit 15 for detecting a fault state in the first network section and a second
10 fault state detection circuit 16 for detecting a fault state in the second network section. The outputs of the two fault state detection circuits 15, 16 are connected to a fault recognition logic circuit 19 via lines 17, 18. When a fault state is detected in one of the two network sections by one of the two fault state
15 detection circuits 15, 16, the fault recognition logic circuit 19 outputs a control signal via a control switching line 20 to a switching device 21 for the purpose of switching internal bus lines 1c, 2c within the protective circuit 12, the internal bus lines 1c, 2c respectively connecting the bus line connections
20 14a, 14b and 13a, 13b to one another. The switching device 21 has a plurality of switches 22, 23 connected in parallel, with a respective switch being provided for each bus line 1c, 2c. The switches 22, 23 are
25 preferably semiconductor switches which block in both signal directions in the off state. The semiconductor switches preferably comprise two reverse-connected series MOSFET transistors whose forward resistance is less than 10 Ω .

30 The fault state detection circuits 15, 16 detect short circuits between the lines in a network section, for example between the connecting lines 6, 7 for the control node 3 in the first network section, as a first
35 fault state.

In the example shown in figure 2, the first network section can be a network section which is arranged in

S0321

- 9 -

the external region of a vehicle body. In this case, an accident may result in a short circuit between the connecting lines 6, 7 for the control node 3. This short circuit is detected by the fault state detection circuit 15 using resistors (not shown). In addition, the two fault state detection circuits 15, 16 recognize as a second fault state a short circuit between the bus lines in the two network sections and ground or earth, and a short circuit between the bus lines in the two network sections and a supply voltage V_{BB} .

The two fault state detection circuits 15, 16 detect a fault state which has arisen in one of the two network sections by directly monitoring physical voltage levels, and not using bus data protocol queries. This means that a fault state which has arisen can be detected very quickly, and the two network sections are isolated from one another by the inventive protective circuit 12 within a very short reaction time of below 10 μ s.

The fault recognition logic circuit 19 receives fault recognition signals from the two fault state detection circuits 15, 16 via the control lines 17, 18 and performs a logic OR operation. As soon as a fault state arises in one of the two network sections, the two switches 22, 23 in the switching device 21 are turned off by the fault recognition logic circuit via the switching control line 20, and the two network sections are isolated from one another.

When the two switches 22, 23 have been turned off and the two network sections have been isolated, the fault recognition device in the inventive protective circuit 12 can recognize in which of the two network sections the fault state has occurred. If the fault state detection circuit 15 continues to output a fault state detection signal to the fault recognition logic circuit

19 via the line 17 after the two switches 22, 23 have turned off, while at the same time the fault state detection circuit 16 outputs no fault recognition signal to the fault recognition logic circuit 19 via the fault recognition line 18, then the fault recognition logic circuit 19 recognizes that the fault state has arisen in the first network section. If, conversely, the fault state detection circuit 15 reports no fault state after the switches 22, 23 have turned off, while at the same time the fault state detection circuit 16 continues to report a fault state, the fault recognition logic circuit 19 recognizes that the fault has arisen in the second network section.

The fault recognition logic circuit 19 is preferably connected to the microprocessors 3b, 4b, 5b in the CAN control nodes 3, 4, 5 via an additional fault bus line 24. The fault bus line 24 provides the control nodes 3, 4, 5 in the two network sections with information data indicating that a network section recognized as being faulty is isolated from the overall bus system network. With a multiplicity of network sections, the control nodes are additionally informed about which network section has had the fault state arise in it on a local basis.

Figure 3 shows a second embodiment of the inventive protective circuit 12. In the case of the second embodiment of the inventive protective circuit, shown in figure 3, the two network sections are not isolated physically by splitting the bus line, but rather are isolated using logic. The protective circuit 12 based on the second embodiment has a first transceiver 25 for connection to the bus lines 1a, 2a in the first network section via the bus line connections 13a, 14a, and also a second transceiver 26 for connection to the bus lines 1b, 2b in the second network section via the bus line connections 13b, 14b. The transceivers 25, 26 each have

S0321

- 12 -

The first signal input 38 of the second reception multiplexer 33 is connected to the transceiver receiver part 26-E via the line 28. The second signal input 39 of the second reception multiplexer 33 likewise has a
5 logically recessive data transmission signal applied to it.

The signal output 40 of the first reception multiplexer 33 is connected via a line 41 to the first signal input
10 42 of the transmission multiplexer 35, whose second signal input 43 receives a logically recessive transmission signal. The signal output 44 of the transmission multiplexer 35 is connected to the transceiver receiver part 26-S via the line 31.

15 The signal output 45 of the reception multiplexer 33 is connected via a line 46 to the first signal input 47 of the transmission multiplexer 34, whose second signal input 48 receives a logically recessive transmission
20 signal. The signal output 49 of the transmission multiplexer 34 is connected to the transceiver transmitter part 25-S via the line 30.

The reception multiplexer 32 is switched via a control
25 line 50 which is connected to the output line 30 of the transmission multiplexer 34. The transmission multiplexer 34, for its part, is controlled via a control line 51 which receives the signal produced at the output connection 40 of the reception multiplexer
30 32 as control signal.

The reception multiplexer 33 is controlled via a control line 52 which is connected to the output connection 44 of the transmission multiplexer 35. The
35 transmission multiplexer 35 receives its control signal via a control line 53 which is connected to the output connection 45 of the reception multiplexer 33.

S0321

- 13 -

The reception multiplexer 32 receives a received signal RxD1 from the receiver 25 via the signal line 27. The reception multiplexer 33 receives a received signal RxD2 from the transceiver 26 via the line 28. Conversely, the transmission multiplexer 34 outputs a transmitted signal TxD1 to the transceiver 25 via the line 30, and the transmission multiplexer 35 outputs a transmitted signal TxD2 to the transceiver 26 via the signal line 31.

10

The table below shows the transmitted and received signals in the logic isolation circuit 29 for the various operating situations B in the bus system.

Operating situation B	RxD1	RxD2	TxD1	TxD2
B1 Quiescent state	1	1	1	1
B2 Transmitter in network section A	0	0	①	0
B3 Transmitter in network section B	0	0	0	①
B4 Transmitter in both network sections	0	0	①	①
B5 Fault in network section A	1/0	x	①	①
B6 Fault in network section B	x	1/0	①	①

15

Table 1

In this context, ① signifies a high level recessive signal which is output in order to prevent a deadlock state. A ① arises as a consequence of the transmission of a dominant bus state.

20

In operating situation B1, the entire bus system is in the quiescent state. In operating situation B2, a control node in a first network section A is transmitting, so that the reception multiplexer 32 receives via the line 27 a dominant low level transmitted signal 0 which is forwarded via the line 31 as transmitted signal TxD2.

25

S0321

- 14 -

If, conversely, the second network section B is transmitting, the logic isolation circuit 29 receives a logically dominant 0 signal via the circuit 28 and forwards it on the line 30 to the first network section A via the transceiver 25. From the operating situations B4, B5, B6, the two network sections A, B are isolated by logic such that no dominant logic low level data transmission signals are connected by the isolation circuit 29, but instead a blocking signal is inevitably produced. In this case, the signal outputs 44, 49 of the two transmission multiplexers 35, 34 are set to the recessive high level data transmission signal.

The table below shows the transmitted and received signals in a control node 3 in the first network section A and a control node 4 in a second network section B for the various operating situations B.

The control node 3 transmits a transmitted signal S_1 and receives a received signal E_1 . The control node 4 transmits a transmitted signal S_2 and receives a received signal E_2 .

Operating situation B	S_1	S_2	E_1	E_2
B1 Quiescent state	1	1	1	1
B2 Transmitter in network section A	0	1	0	0
B3 Transmitter in network section B	1	0	0	0
B4 Transmitter in both network sections	0	0	0	0
B5 Fault in network section A	x	0/1	x	S_2
B6 Fault in network section B	0/1	x	S_1	x

Table 2


In one preferred development of the logic isolation circuit 29 shown in figure 4, the signal input 42 of the transmission multiplexer 35 is connected to the signal output 40 of the reception multiplexer 32 with DC decoupling. In addition, the first signal input 47

APT 34 AADT

S0321

- 15 -

EP0009412



The logic isolation circuit 29 is connected to the control nodes 3, 4, 5 via a fault bus line 24 in order to transmit information data.

15 As can be seen from figure 2 and figure 3, both embodiments of the inventive protective circuit are of symmetrical design, which means that the inventive protective circuit 12 can be used in bus lines 1, 2, with the bus line connection 14a being able to be
20 interchanged with the bus line connection 14b, and the bus line connection 13a being able to be interchanged with the bus line connection 13b. Preferably, the bus line connections 13a, 14a and the bus line connections 13b, 14b can also be interchanged when the protective
25 circuit 12 is inserted into the bus system network. This affords the particular advantage of simple assembly.

30 The inventive protective circuit 12 is distinguished by very low circuit complexity, which facilitates its design using standard chips. The inventive protective circuit can be used universally in all access arbitrated bus system networks, such as a CAN bus system, a J 1850 bus system or a CSMA bus system. It
35 can be interposed at any points within the bus system network. The direct monitoring of the physical level state on the bus lines means that the inventive

44736-0007
S0321

- 16 -

EP0009412

protective circuit 12 is distinguished by a very short reaction time of less than 10 μ s. Another advantage of the inventive protective circuit is that the faulty network section can be located, with this also being
5 communicated to bus system control nodes via a fault bus 24. When the fault state has been terminated, the inventive protective circuit 12 automatically removes the isolation of the network sections again.

S0321

List of reference symbols:

	1a, 1b, 1c	Bus line
	2a, 2b, 2c	Bus line
5	3	Control node
	4	Control node
	5	Control node
	3a	Transceiver
	4a	Transceiver
10	5a	Transceiver
	3b	Microcomputer
	4b	Microcomputer
	5b	Microcomputer
	3c	Transmission conductor
15	4c	Transmission conductor
	5c	Transmission conductor
	3d	Reception line
	4d	Reception line
	5d	Reception line
20	6	Connecting lines
	7	Connecting lines
	8	Connecting lines
	9	Connecting lines
	10	Connecting lines
25	11	Connecting lines
	12	Protective circuit
	13a	Bus line connections
	13b	Bus line connections
	14a	Bus line connections
30	14b	Bus line connections
	15	Fault state detection circuit
	16	Fault state detection circuit
	17	Fault state detection line
	18	Fault state detection line
35	19	Fault recognition logic circuit
	20	Switching control line
	21	Switching device
	22	Switch

S0321

	23	Switch
	24	Fault bus
	25	Transceiver
	26	Transceiver
5	27	Line
	28	Line
	29	Logic isolation circuit
	30	Conductor
	31	Conductor
10	32	Reception multiplexer
	33	Reception multiplexer
	34	Transmission multiplexer
	35	Transmission multiplexer
	36	Signal input
15	37	Signal input
	38	Signal input
	39	Signal input
	40	Signal output
	41	Line
20	42	Signal input
	43	Signal input
	44	Signal output
	45	Signal output
	46	Line
25	47	Signal input
	48	Signal input
	49	Signal output
	50	Multiplexer control line
	51	Multiplexer control line
30	52	Multiplexer control line
	53	Multiplexer control line

ART 34 AMDT

2003050500 1100 1100 1100

10/089650

IC10 Rec'd PCT/PTO 01 APR 2002

- 1 -

EP0009412

Patent Claims

1. A protective circuit for an access arbitrated bus system network having:
 - 5 a logic isolation circuit (29) for isolating a network section from the overall bus system network using logic when a fault state is recognized in the network section,
 - a first transceiver (25) for connection to a first
 - 10 network section and
 - a second transceiver (26) for connection to a second network section,
 - wherein
 - the transceiver receiver (25-E) in the first
 - 15 transceiver (25) is provided for recognizing a fault state in the first network section, and the transceiver receiver (26-E) in the second transceiver (26) is provided for recognizing a fault state in the second network section, and the logic isolation circuit (29)
 - 20 has logic signal inputs for connection to the transceiver receivers (25-E, 26-E) and also logic signal outputs for connection to the transceiver transmitters (25-S, 26-S).
- 25 2. The protective circuit as claimed in claim 1, wherein
- the logic isolation circuit (29) has two reception multiplexers (32, 33), whose first signal input (36, 38) is respectively connected to a transceiver receiver
- 30 (25-E, 26-E) and whose second signal input (37, 39) respectively receives a logically recessive transmission signal, and
- two transmission multiplexers (34, 35), whose signal output (49, 44) is respectively connected to a
- 35 transceiver transmitter (25-S, 26-S) and whose first signal input (47, 42) is respectively connected to a signal output (40, 45) of the reception multiplexer

ART 34 AMDT

S0321

- 2 -

EP0009412

(32, 33) for the transceiver receiver (25-E, 26-E) in the other transceiver, with a respective logically recessive transmission signal being applied to the second signal input of the two transmission
5 multiplexers (34, 35).

3. The protective circuit as claimed in claim 1 or 2, wherein
the logic isolation circuit (29) isolates the network
10 section recognized as being faulty from the bus system by blocking a dominant transmission signal from or to the network section.

4. The protective circuit as claimed in claim 1, 2 or
15 3,
wherein
the logic isolation circuit (29) is connected to control nodes (3, 4, 5) in the bus system network via a fault bus (24), the fault bus (24) providing the
20 control nodes (3, 4, 5) with information data indicating that the network section recognized as being faulty is isolated from the overall bus system network.

5. The protective circuit as claimed in one of the
25 preceding claims,
wherein
the first signal input (47, 42) of the transmission multiplexers (34, 35) is respectively connected to the signal outputs of the reception multiplexers (32, 33)
30 with DC decoupling.

6. A protective circuit for an access arbitrated bus system network having:
a fault recognition device (15, 16, 19) for recognizing
35 a fault state in a network section in the overall bus system network by monitoring the voltage levels on the

ART 34 ADDT

S0321

- 3 -

EP0009412

bus lines (1a, 1b, 2a, 2b) in the bus system network and

5 a switching device (21) for isolating the network section from the overall bus system network by switching bus lines (1c, 2c) when a fault state is recognized in the network section.

7. The protective circuit as claimed in claim 6, wherein

10 the fault recognition device (15, 16, 19) has a first fault state detection circuit (15) for detecting a fault state in a first network section, a second fault state detection circuit (16) for detecting a fault state in a second network section and
15 a fault recognition logic circuit (19) which is connected to the two fault state detection circuits (15, 16) and outputs a control signal to the isolation device for the purposes of isolating the two network sections when a fault state is detected by one of the
20 two fault state detection circuits (15, 16).

8. The protective circuit as claimed in claim 7, wherein

25 the fault recognition logic circuit (19) is connected to control nodes in the bus system network via a fault bus (24), the fault bus (24) providing the control nodes (3, 4, 5) with information data indicating that the network section recognized as being faulty is isolated from the overall bus system network.

30

9. The protective circuit as claimed in one of the preceding claims,

wherein

35 the access arbitrated bus system is a CAN bus system, a J 1850 bus system or a CSMA bus system.

ART 34 A407

S0321

- 4 -

EP0009412

10. The protective circuit as claimed in one of the preceding claims,

wherein

- 5 the fault recognition device recognizes as fault states short circuits between the bus lines in a network section, short circuits between the bus lines in the network section and ground, and short circuits between the bus lines in the network section and a supply voltage.

10

11. The protective circuit as claimed in one of the preceding claims

wherein

- 15 the fault recognition device recognizes the termination of a fault state in a network section and actuates the isolation device to remove the isolation between the network sections and the overall bus system.

S0321

Abstract

Protective circuit for an access arbitrated bus system network

A protective circuit (12) for an access arbitrated bus system network having a fault recognition device for recognizing a fault state in a network section in the overall bus system network and an isolation device for isolating the network section from the overall bus system network when a fault state is recognized in the network section.

Figure 2

FIG 1





FIG 2







FIG 4



COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled PROTECTION CIRCUIT FOR AN ACCESS-ARBITRATED BUS SYSTEM NETWORK, the specification of which:

- ☐ is attached hereto.
☐ was filed on _ as Application Serial No. _ and was amended on _____.
☒ was described and claimed in PCT International Application No. PCT/EP00/09412 filed on 09/26/2000 and as amended under PCT Article 19 on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Country	Application No.	Filing Date	Priority Claimed
Germany	19946993.8	September 30, 1999	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Frank R. Occhiuti, Reg. No. 35,306
J. Peter Fasse, Reg. No. 32,983

Faustino A. Lichauco, Reg. No. 41,942
Y. Rocky Tsao, Reg. No. 34,053

Address all telephone calls to FAUSTINO A. LICHAUCO at telephone number (617) 542-5070.

Address all correspondence to FAUSTINO A. LICHAUCO at:

FISH & RICHARDSON P.C.
225 Franklin Street
Boston, Massachusetts 02110-2804

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Combined Declaration and Power of Attorney

Page 2 of 2 Pages

Full Name of Inventor: JENS BARRENSCHEEN

Inventor's Signature: _____ Date: _____
Residence Address: Franziskanerstrasse 16, 81669 Munich, Germany
Citizenship: Germany
Post Office Address: Franziskanerstrasse 16, 81669 Munich, Germany


Full Name of Inventor: MARIO KEIL

Inventor's Signature: _____ Date: _____
Residence Address: Schwanseestrasse 73, 81549 Munich, Germany
Citizenship: Germany
Post Office Address: Schwanseestrasse 73, 81549 Munich, Germany

Full Name of Inventor: HERMANN KERN

Inventor's Signature: _____ Date: _____
Residence Address: Bgm. Drexler-Bogen 4, 82291 Mammendorf, Germany
Citizenship: Germany
Post Office Address: Bgm. Drexler-Bogen 4, 82291 Mammendorf, Germany

Full Name of Inventor: ANDREAS PECHLANER

Inventor's Signature:  _____ Date: 16. APR. 2002
Residence Address: Pfarrer-Gaigl-Strasse 11, 83547 Babensham, Germany
Citizenship: Germany
Post Office Address: Pfarrer-Gaigl-Strasse 11, 83547 Babensham, Germany

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled PROTECTION CIRCUIT FOR AN ACCESS-ARBITRATED BUS SYSTEM NETWORK, the specification of which:

- ☐ is attached hereto.
☐ was filed on _ as Application Serial No. _ and was amended on _____.
☒ was described and claimed in PCT International Application No. PCT/EP00/09412 filed on 09/26/2000 and as amended under PCT Article 19 on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Country	Application No.	Filing Date	Priority Claimed
Germany	19946993.8	September 30, 1999	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Frank R. Occhiuti, Reg. No. 35,306
J. Peter Fasse, Reg. No. 32,983

Faustino A. Lichauco, Reg. No. 41,942
Y. Rocky Tsao, Reg. No. 34,053

Address all telephone calls to FAUSTINO A. LICHAUCO at telephone number (617) 542-5070.

Address all correspondence to FAUSTINO A. LICHAUCO at:

FISH & RICHARDSON P.C.
225 Franklin Street
Boston, Massachusetts 02110-2804

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Combined Declaration and Power of Attorney
Page 2 of 2 Pages

Full Name of Inventor: JENS BARRENSCHEEN

Inventor's Signature: _____

Date: _____

Residence Address: Franziskanerstrasse 16, 81669 Munich, Germany

Citizenship: Germany

Post Office Address: Franziskanerstrasse 16, 81669 Munich, Germany

Full Name of Inventor: MARIO KEIL

Inventor's Signature: _____

Date: _____

Residence Address: Schwanseestrasse 73, 81549 Munich, Germany

Citizenship: Germany

Post Office Address: Schwanseestrasse 73, 81549 Munich, Germany

Full Name of Inventor: HERMANN KERN

Inventor's Signature: Hermann Kern

Date: 4.17.2002

Residence Address: Bgm. Drexler-Bogen 4, 82291 Mammendorf, Germany

Citizenship: Germany

Post Office Address: Bgm. Drexler-Bogen 4, 82291 Mammendorf, Germany

Full Name of Inventor: ANDREAS PECHLANER

Inventor's Signature: _____

Date: _____

Residence Address: Pfarrer-Gaigl-Strasse 11, 83547 Babensham, Germany

Citizenship: Germany

Post Office Address: Pfarrer-Gaigl-Strasse 11, 83547 Babensham, Germany

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled PROTECTION CIRCUIT FOR AN ACCESS-ARBITRATED BUS SYSTEM NETWORK, the specification of which:

- ☐ is attached hereto.
☐ was filed on _ as Application Serial No. _ and was amended on _____.
☒ was described and claimed in PCT International Application No. PCT/EP00/09412 filed on 09/26/2000 and as amended under PCT Article 19 on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Country	Application No.	Filing Date	Priority Claimed
Germany	19946993.8	September 30, 1999	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Frank R. Occhiuti, Reg. No. 35,306
J. Peter Fasse, Reg. No. 32,983

Faustino A. Lichauco, Reg. No. 41,942
Y. Rocky Tsao, Reg. No. 34,053

Address all telephone calls to FAUSTINO A. LICHAUCO at telephone number (617) 542-5070.

Address all correspondence to FAUSTINO A. LICHAUCO at:

FISH & RICHARDSON P.C.
225 Franklin Street
Boston, Massachusetts 02110-2804

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Combined Declaration and Power of Attorney


Page 2 of 2 Pages

Full Name of Inventor: JENS BARRENSCHEEN

Inventor's Signature: _____
Residence Address: Franziskanerstrasse 16, 81669 Munich, Germany
Citizenship: Germany
Post Office Address: Franziskanerstrasse 16, 81669 Munich, Germany

Date: _____

Full Name of Inventor: MARIO KEIL

Inventor's Signature:  _____
Residence Address: Schwannseestrasse 73, 81549 Munich, Germany
Citizenship: Germany
Post Office Address: Schwannseestrasse 73, 81549 Munich, Germany

Date: 19.04.2002

Full Name of Inventor: HERMANN KERN

Inventor's Signature: _____
Residence Address: Bgm. Drexler-Bogen 4, 82291 Mammendorf, Germany
Citizenship: Germany
Post Office Address: Bgm. Drexler-Bogen 4, 82291 Mammendorf, Germany

Date: _____

Full Name of Inventor: ANDREAS PECHLANER

Inventor's Signature: _____
Residence Address: Pfarrer-Gaigl-Strasse 11, 83547 Babensham, Germany
Citizenship: Germany
Post Office Address: Pfarrer-Gaigl-Strasse 11, 83547 Babensham, Germany

Date: _____

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled PROTECTION CIRCUIT FOR AN ACCESS-ARBITRATED BUS SYSTEM NETWORK, the specification of which:

- ☐ is attached hereto.
☐ was filed on _ as Application Serial No. _ and was amended on _____.
☒ was described and claimed in PCT International Application No. PCT/EP00/09412 filed on 09/26/2000 and as amended under PCT Article 19 on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Country	Application No.	Filing Date	Priority Claimed
Germany	19946993.8	September 30, 1999	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Frank R. Occhiuti, Reg. No. 35,306
J. Peter Fasse, Reg. No. 32,983

Faustino A. Lichauco, Reg. No. 41,942
Y. Rocky Tsao, Reg. No. 34,053

Address all telephone calls to FAUSTINO A. LICHAUCO at telephone number (617) 542-5070.

Address all correspondence to FAUSTINO A. LICHAUCO at:

FISH & RICHARDSON P.C.
225 Franklin Street
Boston, Massachusetts 02110-2804

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Combined Declaration and Power of Attorney

Page 2 of 2 Pages

10
Full Name of Inventor: JENS BARRENSCHEEN

Inventor's Signature: [Signature] Date: 16.04.02
Residence Address: Franziskanerstrasse 16, 81669 Munich, Germany DEX
Citizenship: Germany
Post Office Address: Franziskanerstrasse 16, 81669 Munich, Germany

20
Full Name of Inventor: MARIO KEIL

Inventor's Signature: _____ Date: _____
Residence Address: Schwanseestrasse 73, 81549 Munich, Germany DEX
Citizenship: Germany
Post Office Address: Schwanseestrasse 73, 81549 Munich, Germany

30
Full Name of Inventor: HERMANN KERN

Inventor's Signature: _____ Date: _____
Residence Address: Bgm. Drexler-Bogen 4, 82291 Mammendorf, Germany DEX
Citizenship: Germany
Post Office Address: Bgm. Drexler-Bogen 4, 82291 Mammendorf, Germany

40
Full Name of Inventor: ANDREAS PECHLANER

Inventor's Signature: _____ Date: _____
Residence Address: Pfarrer-Gaigl-Strasse 11, 83547 Babensham, Germany DEX
Citizenship: Germany
Post Office Address: Pfarrer-Gaigl-Strasse 11, 83547 Babensham, Germany